Generally, any time a bus bridge sees a transaction on one particular bus that need to be forwarded to the other, the initial transaction must wait around right until the forwarded transaction completes in advance of a result's ready. Just one noteworthy exception happens in the case of memory writes. https://nathanlabsadvisory.com/nerc-cip/